MathWorks today announced the availability of EDA Simulator Link 3.3 with new FPGA-in-the-loop (FIL) capabilities for Xilinx FPGA development boards. FIL enables engineers to verify their designs at hardware speeds while using Simulink as a system-level test bench.
The introduction of FIL adds to the comprehensive set of HDL verification options that EDA Simulator Link supports for algorithms created in MATLAB and Simulink. FPGA-based verification provides significantly higher run-time performance than is possible with HDL simulators and increases confidence that the algorithm will work in the real world.
Key product features include the abilities to:
Verify HDL implementations of MATLAB code and Simulink models using FPGA development boards for both Spartan and Virtex class devices including the Virtex-6 ML605 development board.
Verify HDL implementations of MATLAB code and Simulink models using cosimulation with Mentor Graphics ModelSim, Mentor Graphics Questa, and Cadence Design Systems Incisive Enterprise Simulator
Generate TLM 2.0 components for use in SystemC virtual prototyping environments
Pricing and Availability
EDA Simulator Link is available immediately. U.S. list prices start at $2000.
Jun 2, 2011
- COMET robot machining consortium meets at Fraunhofer
- EDS Technologies Signs MoU With Mar Baselios College Of Engineering
- Delcam's ArtCAM speeds ice bar production
- Rapiscan Uses Autodesk Vault to Effectively Collaborate on Security Products
- Delcam launches DentSCAN dental scanner
- Delcam's new web site for PartMaker CAM system for production machining
- InventorCAM 2012 makes its debut, reducing cycle times by up to 70% for Autodesk customers, with iMachining
- SigmaNEST Delivers Results to Tampa Bay Steel
- GE Scientists Decorate the Christmas Tree With 3-D Printed Ornaments
- Panso Solutions of India Joins the Aras Partner Program