SUNNYVALE, California - Real Intent Inc., an innovator in automating the intelligence of formal techniques for design verification, announced today that it is shipping PureTime™ 3.5 with new product features.
The PureTime product family facilitates design constraint management and provides users with ultimate confidence in timing constraints employed across all phases of the design implementation flow. The PureTime Constraints solution generates new constraints where needed and verifies that existing constraints are correct, complete, and consistent across all stages of development. The PureTime Exceptions solution offers formal glitch-aware verification of set_false_path, and set_multicycle_path timing exceptions to prevent faulty circuits and avoid expensive re-spins. PureTime Constraints and Exceptions solutions support RTL as well as net-list level designs. The PureTime product family, best in its class, offers comprehensive constraint management solution in the market.
PureTime 3.5 includes many new capabilities, can be easily integrated with Real Intent’s other products, and plugs into standard EDA flows. Features include:
* Equivalency checking between two constraint scenarios of the same design
* Coverage analysis of single as well as multi-mode designs
* Template generation including clock domain crossing false paths
* Additional smart checks to further improve quality
“PureTime 3.5 is a major landmark in Real Intent’s path to deliver a complete suite of tools to enhance verification productivity. The timing constraints spec has grown rapidly in proportion to the complexity of the massive SOCs being put together today. Ensuring the consistency and completeness of the constraints spec is a major challenge and also integral to failure-free design. PureTime 3.5 is Real Intent’s platform to deliver full-featured support for automated constraint management at and across RTL and gate-level design descriptions. As with all Real Intent products, the focus of PureTime 3.5 is on providing ease of use, quality performance and debug experience,” commented Pranav Ashar, Chief Technology Officer of Real Intent.
Popular Articles
- Delcam’s complete CAM range on show in Vietnam
- Neilsoft Signs ‘Technical Co-operation Agreement’ with TRIPLAN
- AVEVA releases AVEVA Design Reuse
- Autodesk Acquires T-Splines Modeling Technology Assets
- Apache Design's Totem Software Adopted by Fujitsu Semiconductor for Power Noise and Reliability Analysis
- Maruti Suzuki Case Study - Product lifecycle management solutions speed vehicle design and enable lower prices
- Two Indian SolidWorks resellers add Sescoi's WorkNC to their portfolio
- ESI registers €54.2 million Sales for the first 9 months, Further buoyant growth of 10.2%
- Boeing and Siemens PLM Software Sign New Agreement to Extend Teamcenter Deployment
- ESI Group acquires Efield, European specialist in electromagnetic virtual simulation solutions
